AI News, SNUG Silicon Valley artificial intelligence

Press Releases

MOUNTAIN VIEW, Calif., March 18, 2019 /PRNewswire/ -- Highlights: Synopsys, Inc.(Nasdaq:SNPS) today announced its next-generation IC Validator NXT physical verification solution that enables design teams to cut their physical signoff cycle by 2X for advanced technology nodes.

"As designers adopt 7-nanometer and newer technology nodes, physical verification closure within schedule is becoming a major challenge, and tapeout delays can have a significant impact on our customers'

As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions.

Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products.

SNUG Silicon Valley 2019 – IP Track

March 21, 10:45 a.m. – 11:30 a.m. The connected home market requires high-performance, power-efficient processors to enable rich multimedia, seamless connectivity, and customized experiences on entertainment devices.

A robust security engine is integral to such a system to ensure secure boot, video watermarking, and digital rights management (DRM) of premium content for TVs, set-top boxes, streaming, and gaming applications.

Using IP for LPDDR5/4/4X Connectivity and Memory Performance Optimization Graham Allan, Synopsys | March 21, 1:45 p.m. – 2:30 p.m. The JEDEC LPDDR5/4/4X memory standards primarily target mobile applications, providing high bandwidth memory access and numerous low-power states for power savings during idle time.

SLAM executes computationally intensive tasks, such as feature extraction to identify landmarks, feature matching to determine the changing position of the camera, and loop detection and closure to estimate camera motion.

This presentation will explain the challenges augmented reality (AR) designers face when implementing SLAM in AR applications, offer solutions to reduce system power consumption, and provide a case study that describes how to combine deep learning and evolving SLAM techniques in low-power systems.

However, moving to PCIe® 5.0 design requires designers to consider and overcome several key challenges including managing datapath width, timing closure, signal integrity, and complex packaging issues.

Ron Lowman, Synopsys I March 20, 11:00 a.m. – 11:45 a.m.  The progress of Artificial Intelligence innovations has accelerated, driving new chipset architectures targeted at embedded vision, autonomous driving, industrial automation, consumer entertainment, agriculture, and more.

With growing process variation and complexity, SoC designers need to overcome new memory fault types (specific to FinFET) to offer high test coverage while satisfying performance and reliability needs specific to new applications like Artificial Intelligence, Machine Learning and Automotive.

Automotive Track Enabling Automotive - Quality Embedded Memories: Design and Test Enhancements Frank Cano, Texas Instruments I March 20, 2:00 p.m. – 2:45 p.m. Automotive applications pose stringent constraints on SoCs to support very low failure/FIT rates, very high quality of ~0 DPPM (defective parts per million), and long operational lifetimes withstanding a wide range of temperatures (-40C to 125C/150C).

In this paper, we present joint case-studies between Texas Instruments and Synopsys on techniques that were implemented in 16FFC embedded memories across IP design margin analysis, IP design enhancements for test quality improvement, testchip robustness improvement, and SoC design and test/screen improvements, to enable high automotive quality from the overall system perspective.

Arm and Synopsys SNUG 2018 Collaboration Video

Ron Moore, Vice President of the Physical Design Group at Arm, discusses his company's close collaboration with Synopsys prior to SNUG Silicon Valley 2018.

Gelecek Ekranı - Canan Dağdeviren

Gelecekte giyilebilen teknolojilerin hayatımıza tamamen yerleşeceğini söyleyen Harvard Üniversitesi Genç Akademi Üyesi ve MIT Media Laboratuvarı Öğretim ...